

What is claimed is:

1. An AGC circuit in a CDMA receiver comprising an AGC loop for calculating received signal power level from a received signal and controlling the received signal power level to be constant, wherein:

the AGC loop includes means for controlling the control timing based on control amount.

2. A CDMA demodulator for receiving and demodulating a spread spectrum signal comprising an AGC loop including an intermediate frequency signal converter for converting the spread spectrum signal to an intermediate frequency signal and an AGC amplifier for variable gain amplifying the intermediate frequency signal with a control voltage, wherein:

the AGC loop includes a power level calculating unit for calculating the level of full power in the band of a channel under reception.

3. A CDMA demodulator for receiving and demodulating a spread spectrum signal comprising an AGC loop including an intermediate frequency signal converter for converting the spread spectrum signal to an intermediate frequency signal and an AGC amplifier for variable gain amplifying the intermediate frequency signal with a control voltage, wherein:

the AGC loop includes a power level calculating unit for calculating the level of full power in the band of a

channel under reception, the power level calculating unit starting the power level calculation from an instant corresponding to the forefront of a slot.

4. A CDMA demodulator for receiving and demodulating a spread spectrum signal comprising an AGC loop including an intermediate frequency signal converter for converting the spread spectrum signal to an intermediate frequency signal and an AGC amplifier for variable gain amplifying the intermediate frequency signal with a control voltage, wherein:

the AGC loop includes a power level calculating unit for calculating the level of full power in the band of a channel under reception, the power level calculating unit starting the power level calculation from an instant corresponding to the forefront of a slot and making the length of the subject of calculation to be variable.

5. The CDMA demodulator according to claim 3 or 4, wherein the AGC loop further includes a control unit for calculating control time according to the result of calculation in the power level calculating unit, calculating and controlling the control timing based on control amount and feeding out the control voltage.

6. The CDMA demodulator according to claim 2, wherein the power level calculating unit starts the power level calculation from an intermediate part of slot.

00666090 101200

7. A CDMA demodulator for receiving and demodulating a spread spectrum signal comprising:

- an intermediate frequency signal converter for receiving the spread spectrum signal and converting the same signal to an intermediate frequency signal;
- an AGC amplifier for variable gain amplifying the intermediate frequency signal with a control voltage;
- a demodulating unit for demodulating the output signal of the AGC amplifier to a base-band signal;
- a first low-pass filter for limiting the band of the base-band signal to a band corresponding to one channel and feeding out a first low-pass filter output signal;
- an A/D converter for quantizing the level of full power in the band of the first low-pass filter output signal and feeding out the quantized signal;
- a power level calculating unit for averaging the power level of the quantized signal for a predetermined period of time from an instant corresponding to the forefront of slot and feeding out an average power level signal representing the average power level;
- a control unit for calculating control time based on the average power level represented by the average power level signal and feeding out control data upon reaching of a predetermined instant of time;
- an A/D converter for converting the control data to an analog control signal; and
- a second low-pass filter for waveform shaping the

12

SECRET

control signal and feeding the control signal into the AGC amplifier.

8. A control timing controlling means in a CDMA receiver comprising a circuit in a CDMA receiver comprising a circuit for computing a received signal power level and controlling the received signal level at a constant, wherein:

by taking the rise time of the next slot and the part of control is variably set to be in front of the next slot so as to obtain a constant of reaching of a desired voltage level in front of the next slot.